I. INTRODUCTION

D
RIVEN by low noise applications, pinned photodiode (PPD) [1] - [3] CMOS image sensors (CIS) [schematized in Fig. 1(a) ] have recently become the main image sensors technology for both commercial and scientific applications. Despite the advancement in technology, the literature on the physics of the PPD is not yet exhaustive and the definition, estimation, modeling, and measurement of PPD fundamental parameters remain topical subjects. Fig. 2 shows the mean sensor output signal as a function of a normalized integration time measured in different operating conditions. As it can be observed, the saturation level, which corresponds here to the full well capacity (FWC) of the PPD, strongly varies with the photon flux ( ), with temperature (T ) and with the transfer gate (TG) biasing voltage applied during charge-integration (V LOTG ). The dependence of the FWC on the illumination conditions has been addressed in [4] and later in [5] , where FWC variations are explained by means of the TG subthreshold current. In [6] , we recently proposed an analytical model of the FWC, extended to all TG biasing conditions.
In this paper, the analytical model is used as a support to describe the saturation mechanisms responsible for the different FWC levels in the different operating conditions 0018-9383 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. Mean sensor output signal plotted as a function of a normalized integration time (with respect to the charge generation rate) measured for different operating conditions. 1 = 4 × 10 13 ph/s/cm 2 and 2 = 2 × 10 14 ph/s/cm 2 . Unless specified, all measurements have been performed at T = 333 K and V LOTG = −0.5 V. A.U. stands for arbitrary units, EFWC stands for equilibrium FWC (refer to Section V). Details on the device under test can be found in Section II. presented in Fig. 2 . With respect to [6] , the model is extended to consider the effect of temperature on the FWC. For this purpose, a new temperature model of the pinning voltage is proposed. As it will be discussed, opposite behaviors of the FWC with temperature can be observed depending on the operating conditions. A second contribution of this paper is the extension of the analytical model to nonequilibrium conditions. In particular, this paper presents and validates a model of the dynamic behavior of the FWC following a light pulse.
II. DEVICE UNDER TEST
The device tested in this paper is a 256 × 256, 7-μm-pitch pixel array, manufactured in a commercial 0.18-μm PPD CIS process. The pixel array is divided into several subarrays of 64 × 128 pixels, each subarray having a different PPD/TG design. The measurements presented in this paper refer to a subarray with pixels having a square 2.5 × 2.5 μm 2 PPD, a long TG, and a long floating diffusion (FD) (both 2.5-μm wide) on one side. The TG is 0.7-μm long. The charge-to-voltage conversion factor (CVF) is about 20 μV/e − (10% standard deviation over the subarray), which, associated with readout chain characteristics, guarantees that the output voltage saturation is limited by the PPD FWC. 1 Details on the device under test are summarized in Fig. 1(b) . Measurements are performed within a climatic chamber (with a temperature precision of ±0.1 K). Unless specified, experimental data correspond to the mean array signal, averaged over 100 acquisitions. The exposure time differs depending on and T.
III. DEFINITION AND ESTIMATION OF
THE FULL WELL CAPACITY The FWC corresponds to the maximum amount of charge that can be held by a PPD. It represents a key parameter, as it allows estimation of the dynamic range of the image sensor. If C PPD is the PPD capacitance, the FWC can be expressed as a function of two independent parameters, V pin and
with q the elementary charge. V pin is the maximum PPD channel potential, often referred to as pinning voltage [7] , and is reached during the reset of the photodiode, i.e., during the charge transfer phase in standard PPD CIS operation for a no image lag detector. 2 It corresponds to the maximum variation of the electron quasi-Fermi level E fn at full depletion [ Fig. 3(b) ] with respect to equilibrium conditions [ Fig. 3(a) ]. After the transfer phase, the photodiode potential is floating, and it decreases as charges are integrated in the PPD capacitance. At full well, the total current across the photodiode is null (i.e., the PPD reaches an open circuit condition), and therefore, the open circuit voltage V OC in (1) corresponds to the minimum PPD potential. As detailed in the following sections, V OC strongly varies with T, , and V LOTG , whereas V pin only depends on T and on technological and geometrical parameters.
IV. PINNING VOLTAGE TEMPERATURE DEPENDENCE
The pinning voltage, also referred to as pinch-off voltage [8] , in analogy to the pinch-off voltage in junction field effect transistors, corresponds to the PPD biasing voltage required to fully deplete the photodiode. It represents a critical design parameter in PPD CIS.
1) As shown in (1), the higher V pin , the higher the achieved FWC. 2) However, V pin must be carefully adjusted, depending on the supply voltage domain, to guarantee a good charge transfer efficiency (CTE) toward the FD [9] . Using an abrupt junction approximation [10] , the pinning voltage (V pin ) can be expressed as
where Si is the Si permittivity, W PPD is the depth of buried channel, and N PPD is the doping concentrations of the PPD buried channel implant. V bi corresponds to the built-in voltage of the upper junction, which depends on the intrinsic concentration n i , N PPD , and the pinning implant doping concentration N a [10] . To model the temperature behavior of V bi , n i (T ) has been modeled as in [11] . To simplify the model in (2) as much as possible, the contribution of the lower p-n junction has been neglected (this can be justified by the fact that the doping concentration of the epitaxy is much lower than the one of the p+ implant). Geometrical effects such as the geometrical modulation of V pin described in [12] or additional 3-D effects such as the ones presented in [8] have also been neglected. The impact of temperature on the geometrical dependence of V pin is left for future studies.
Different pinning voltage extraction techniques have been proposed in [8] , [13] and [14] . In this paper, V pin has been extracted from the pinning voltage characteristic [13] with the integral method proposed by Goiffon et al. in [14] . As it can be observed in Fig. 4 , V pin increases with temperature, and the model in (2) well reproduces the temperature behavior observed on experimental data.
V. TEMPERATURE DEPENDENCE OF THE FWC AT EQUILIBRIUM
After the reset of the photodiode, the PPD is empty, and the PPD channel potential is equal to the pinning voltage. If the PPD is reset and left in the dark with the TG accumulated, the PPD capacitance is discharged by the dark current I junc , until reaching a saturation level that corresponds to the equilibrium condition of a p-n junction. The saturation charge obtained in dark conditions and neglecting the TG leakage current is referred to as the equilibrium FWC (EFWC) [6] , [14] . The open circuit voltage V OC corresponding to the EFWC can be obtained by solving
with n, the diode nonideality factor (1 < n < 2), v th = kT /q, the thermal voltage, and I sat , the saturation current [10] . As in standard p-n junctions, the equilibrium condition expressed in (3) holds for V OC = 0. The EFWC can be calculated with (1) as
The blue solid curve in Fig. 5 represents the PPD current in the dark as a function of the PPD voltage V PPD and of the stored charge Q PPD . The EFWC corresponds to the open circuit condition (i.e., I junc = 0). In practice, in nominal PPD CIS operating conditions, the EFWC cannot be reached, and the FWC measured in the dark with TG accumulated corresponds to a saturation charge that is always slightly lower than the EFWC. This difference is attributed to the fact that the TG will always have a small leakage current (subthreshold current), whatever the TG biasing voltage during integration. To simplify the development of the model, the small difference between EFWC and FWC dark is neglected. Charge partition phenomena during the transitions of the TG signal [15] (which can result in an artificial increase in the FWC) will also be neglected in this paper. Fig. 6 shows the measured EFWC as a function of temperature. As it can be observed, the model well reproduces the increase in the EFWC with temperature, which is mainly attributed to the increase in V pin .
Whereas the voltage dependence of C PPD is considered to fit experimental data in Section VI, for clarity purposes C PPD variations will be neglected in the following equations, and the FWC will be simply expressed as:
Note that when FWC > EFWC, V OC < 0 and the PPD is forward biased (resulting in blooming phenomena). 
VI. TEMPERATURE DEPENDENCE OF THE FWC AT PSEUDOEQUILIBRIUM
When the PPD is illuminated, or when the TG is not accumulated during charge integration, the PPD reaches a saturation level different from the EFWC. In the following sections, the saturation mechanisms for different operating conditions are detailed. In particular, Section VI-A discusses the behavior of the FWC when the TG is accumulated during integration, which is a typical biasing mode used to reduce the dark current [16] , [17] . In Section VI-B the FWC is modeled for the case in which the TG is not accumulated during integration to implement an anti-blooming function.
A. FWC Variations as a Function of Temperature for Different Illumination Conditions (Accumulated TG)
If the PPD is exposed to a photon flux , with the TG in accumulation mode, the open circuit condition can be expressed as
with I ph ( ) = η , the photocurrent, where η is the quantum efficiency. The corresponding open circuit voltage can be calculated as
By combining (5) and (7), the FWC can finally be expressed as
As shown in (7), V OC < 0, which means that the PPD is forward biased at full well [ Fig. 3(c) ], and thus FWC > EFWC (which is in agreement with the measurements presented in Fig. 2) . Equation (8) shows that the FWC depends logarithmically on the photon flux [4] , [6] . This effect is schematized in Fig. 5 , where the sum of the dark current and the photocurrent is plotted for two different photon fluxes (solid and dashed red curves). As it can Fig. 7 . Schematic of the effect of temperature on the PPD I -V characteristic in the dark and under illumination. For more details on the schematic main features, refer to the explanations in the caption of Fig. 5 . The increase in temperature causes an increase in V pin (which is represented as a left shift of the Q PPD axis origin Q PPD = 0), which yields to an increase in the EFWC.
As it can be observed, under illumination the FWC tends to decrease as temperature is increased. For clarity purposes, schematics are not to scale. be observed, V OC increases as is increased, which results in a higher FWC.
Equation (8) also indicates that the FWC under illumination is a strong function of temperature. In particular, there are two different and opposite temperature effects, which are schematized in Fig. 7. 1) On the one hand, as the temperature is increased, there is an increase in the thermal voltage v th and in V pin . These two contributions alone would lead to an increase in the FWC with temperature (as in dark conditions). 2) On the other hand, there is an exponential increase in the saturation current I sat [10] which results in a decrease in V OC and in a net decrease in the FWC. Fig. 8 shows the FWC measured for different as a function of temperature. As long as the ratio I ph ( )/I sat 1, the temperature dependence of I sat (T ) is the dominant effect, and the FWC decreases with temperature. If the temperature is increased, the saturation current becomes comparable to the photocurrent and eventually the FWC becomes equal to the EFWC and starts to increase with temperature. As it can be observed, the model can well reproduce the behavior observed on experimental data. Fig. 9 shows the FWC measured in the dark plotted as a function of V LOTG for three different measurement temperatures. Three operating regions can be identified.
B. FWC Variations as a Function of Temperature for Different TG Biasing Conditions
1) For negative V LOTG , the FWC corresponds to the EFWC (region A). 2) When V LOTG is increased, we observe a transition region (region B) in which the FWC drops moderately with V LOTG . 3) For even higher V LOTG , the FWC drops linearly with
V LOTG (region C). The knee voltage, indicated in Fig. 9 as V acc , corresponds roughly to the V LOTG at which the TG subthreshold current (I sub ) [10] is comparable with I junc . V acc can also be seen as the biasing voltage V LOTG at which the TG exits the accumulation mode. FWC variations can be modeled by introducing in (3) the contribution of 3 
where I D0 depends on the TG geometrical and physical parameters, m is the TG subthreshold slope (m > 1), and V T is the TG threshold voltage (considering body effect).
To highlight the effect of the different parameters, (9) can be expressed as a function of V OC . In particular, as schematized in Fig. 10. 1) In region A (V LOTG < V acc ) I sub is negligible with respect to I junc , thus
2) In region C (V LOTG > V acc ) I sub I sat , thus
where to simplify the expression it is assumed that n, m = 1. 4 Fig. 10 . Schematic of the effect of V LOTG on the PPD I -V characteristic. For clarity purposes, the schematic is not to scale and −I sub is plotted instead of I sub . Since full well is reached for I junc = −I sub , the open circuit condition corresponds to the crossing of the two curves. Combining (10) and (11) with (5) gives, respectively (13) where the ratio I sat /I D0 1 has been neglected. Note that, in region C, the PPD is reversed biased (V OC > 0). In (13) only two parameters can vary with temperature: V pin and V T . As the increase in the FWC with temperature in Fig. 9 is more or less constant at all TG biasing conditions, the increase in V pin can be identified as the dominant effect.
The reasoning in Section VI-B can be extended to the illumination conditions by adding a constant photocurrent to (9) . Fig. 11 shows the FWC measured for two different photon fluxes and two different temperatures as a function of V LOTG . If V LOTG < V acc , the FWC is the same as in (8), whereas when V LOTG > V acc , the FWC drops linearly with V LOTG . As expected from Section VI-A, the FWC increases with and decreases with T. It can also be observed that as the temperature is increased from T = 343 K to T = 363 K, the FWC decreases more in region A ( FWC A ≈ 2000e − ) than in region C ( FWC C = 1200e − ). This can be explained by the fact that the temperature dependence of I sat and I D0 is not the same (in particular, for the biasing conditions in Fig. 11, I sat is a stronger function of temperature than I D0 ). 
VII. DYNAMIC BEHAVIOR OF THE FWC
In the previous sections, it has been assumed that at full well, the PPD is at equilibrium (case of EFWC) or in a pseudoequilibrium state where photo-generation within the SCR is compensated for by the charge diffusion toward the p-doped surrounding regions (I junc ) and eventually by the leakage of the TG (I sub ). However, if the operating conditions are suddenly changed, the time necessary to reach a new pseudoequilibrium state can be much larger than the time between two acquisitions. This can lead to measurement uncertainty or to a wrong interpretation of experimental results. In this section, a new analytical model to describe the dynamic behavior of the FWC in pulsed-light conditions is presented and validated with the support of experimental data. All measurements have been performed at room temperature.
To observe the dynamic evolution of the PPD FWC, a light step has been applied by means of an LED placed at 15 cm from the detector, 5 which is operated in rolling shutter mode. The pulse intensity is adjusted to reach the full well condition. The light is first turned ON and 100 images are acquired to ensure that the device has reached pseudoequilibrium, and then the LED is turned OFF. The sequence is repeated, sweeping the integration time from 34 ms (corresponding to the minimum integration time in this configuration) to 60 s. The image acquired during a light step (LED from ON to OFF) is shown in Fig. 12(a) . The top region (lines 1-20) corresponds to the lines that have been read while the LED was still ON. In this region, the FWC is equal to the FWC measured under steady illumination (pseudoequilibrium condition); in the bottom region (lines 20-40), there is a quick drop in the stored charge. As the device is operated in rolling shutter mode, the FWC drop is attributed to the increase in the delay between the light step and the instant at which the line is readout. Fig. 12(b) shows the FWC as a function of the time delay between the light step and the line acquisition. The time resolution is 135 μs, which corresponds to the time between the acquisition of two successive lines. As the time delay is increased, the FWC tends asymptotically toward a FWC of about 21 ke, which is close to the EFWC that can be extrapolated at room temperature in Fig. 6 . Therefore, applying a light pulse can be a useful technique to fill the PPD to estimate the EFWC at room temperature (and below). Note that an integration time of several tens of seconds must be used to avoid an overestimation of the EFWC. Nevertheless, this integration time is shorter than the time required to fill the PPD only with thermally generated charges (which is a typical method to estimate EFWC).
To model the charge transient in the PPD, the data in 
where V OC > 0 (the PPD is forward biased). Fig. 13 shows V OC calculated as (14) , plotted as a function of time (in logarithmic scale). 6 The figure also shows the slope of the curve as a function of time. As it can be observed, the slope reaches a first plateau at −0.06 V/decade and then a second plateau at −0.12 V/decade. As discussed in the following, these two different time constants are associated with two different regimes of I junc . When the light is turned OFF, the time variation of the charge stored in the PPD can be expressed as
To simplify the analysis, I sub will be neglected (for consistency, experimental data have been obtained with V LOTG = −0.5 V). In forward bias, the diode current I junc can be expressed as the sum of two current contributions [10] 
where I rec is the recombination current within the SCR, with τ 0 , the minority carrier life-time and I diff , the diffusion current from the PPD to the surrounding p-regions. As shown in Fig. 13(b) , the diffusion current dominates at large forward bias and is responsible for the quick FWC drop following the light pulse. At lower forward voltages, the recombination current becomes the main current contribution, which is responsible for the slow descent of the FWC toward the EFWC. The behavior of the FWC as a function of time can be obtained from (14) with
where
is the open circuit voltage corresponding to the FWC with the LED ON (V OC (t 0 − ) < 0). As shown in Fig. 13 , the model is able to reproduce the dynamic behavior of the FWC over six time delay decades. The small difference at very short delays can be explained by a very fast increase in C PPD at high forward biasing voltages (which is not considered in the model).
VIII. CONCLUSION
The analytical model of the PPD FWC proposed in [6] has been extended. It has been shown that the FWC is highly dependent on the operating conditions. In particular, the FWC has been studied in three saturation conditions. 1) At equilibrium: the FWC corresponds to the EFWC. It only depends on V pin and C PPD . 2) Under illumination with the TG accumulated: the PPD is forward biased, and FWC > EFWC. 3) With the TG not accumulated (V LOTG > V acc ): the PPD is forward biased (FWC > EFWC) or reverse biased (FWC < EFWC) depending on the illumination level. The model has been validated with the support of experimental data and its range of application has been extended by introducing the effect of temperature on the saturation level. For this purpose, a temperature model of the pinning voltage has been proposed. This paper showed that opposite trends can be observed depending on the operating conditions. 1) In the dark: the FWC increases for increasing temperature. Its variation is attributed to the increase in V pin . 2) Under illumination: the FWC decreases for increasing temperatures (as long as I ph ( )/I sat 1). Its variation is attributed to the exponential increase in I sat with temperature, which results in a lower V OC .
Understanding the effect of temperature can be of great importance as it can highlight the variation of one specific parameter (such as the dark current, the pinning voltage or the TG threshold voltage and leakage current) following geometrical variations or radiation campaigns [19] . This paper also discussed the dynamic behavior of the FWC in nonsteady-state light conditions. It has been shown that once the light source is removed, the FWC drops toward the EFWC as the PPD recovers from forward bias to equilibrium. To explain this behavior, this paper proposed a dynamic model of the FWC based on the different current regimes in a p-n junction. The model is able to reproduce the experimental behavior over a wide range of time delays (about 6 decades). As the FWC strongly depends on the previous and next operating conditions and on the time elapsed since the experimental variation, the proposed model can be a useful tool to study nonequilibrium transients, e.g., PPD voltage variations between two different operating conditions. Furthermore, these results underline the importance of carefully choosing the pulse intensity in image lag measurements. In particular, if the EFWC condition is exceeded during the light pulse, CTE measurements can be affected by the FWC transient toward the EFWC, leading to a wrong interpretation of the experimental results.
Finally, this paper not only validates and extends the model proposed in [6] , but also validates the pinning voltage extraction method presented in [14] and underlines the importance of relevant FWC levels such as the EFWC in the understanding of the PPD static and dynamic behavior.
